



Integrated Device Technology, Inc.

# 64K x 8 64K x 9 CMOS STATIC RAM MODULE

IDT7M812  
IDT7M912

### FEATURES:

- High-density 512K CMOS static RAM module
- 64K x 8 (IDT7M812) or 64K x 9 (IDT7M912) configuration
- Fast access times
  - Military: 25ns (max.)
  - Commercial: 15ns (max.)
- Low power consumption
  - Active: 2.4W (typ. in 64K x 8 organization)
  - Standby: 240µW (typ. in 64K x 8 organization)
- Available in 40-pin, 600 mil center sidebrake DIP
- Single 5V (±10%) power supply
- Dual Vcc and GND pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible

### DESCRIPTION:

The IDT7M812/IDT7M912 are 512K high-speed CMOS static RAMs constructed on a multi-layered co-fired ceramic substrate using 8 IDT7187 (64K x 1) static RAMs (IDT7M812) or 9 IDT7187 static RAMs (IDT7M912) in leadless chip carriers. Extremely high speeds can be achieved by the use of IDT7187s fabricated in IDT's high-performance, high-reliability technology, CEMOS™.


The IDT7M812/IDT7M912 are available with maximum access times as fast as 15ns commercial and 25ns military temperature ranges, with maximum operating power consumption of only 8.9W (IDT7M912, 25ns, 64K x 9 option). The module also offers a standby power mode of 3.2W (max.) and a full standby mode of 1.2W (max.).

The IDT7M812/IDT7M912 are offered in a high-density 40-pin, 600 mil center sidebrake DIP to take full advantage of the compact IDT7187s in leadless chip carriers. The IDT7M912 (64K x 9) option can provide more flexibility in system application for error detection, parity bit, etc.

All inputs and outputs of the IDT7M812/IDT7M912 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation.

All IDT military module semiconductor components are compliant to the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

### FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1990


©1990 Integrated Device Technology, Inc.

8.18 - |

DSC-70132

1

**PIN CONFIGURATION (1, 2)**



**NOTES:**

- For the IDT7M912 (64K x 9 version) Pin 18 and Pin 23 are D8 and Y8 respectively. For the IDT7M812 (64K x 8 version), these pins are No Connects.
- For module dimensions, please refer to drawing M9 and M10 in the packaging section.

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

| Grade      | Ambient Temperature | GND | Vcc        |
|------------|---------------------|-----|------------|
| Military   | -55°C to +125°C     | 0V  | 5.0V ± 10% |
| Commerical | 0°C to +70°C        | 0V  | 5.0V ± 10% |

2672 tbl 02

**RECOMMENDED DC OPERATING CONDITIONS**

| Symbol          | Parameter          | Min.                | Typ. | Max. | Unit |
|-----------------|--------------------|---------------------|------|------|------|
| Vcc             | Supply Voltage     | 4.5                 | 5.0  | 5.5  | V    |
| GND             | Supply Voltage     | 0                   | 0    | 0    | V    |
| V <sub>IH</sub> | Input High Voltage | 2.2                 | —    | 6.0  | V    |
| V <sub>IL</sub> | Input Low Voltage  | -0.5 <sup>(1)</sup> | —    | 0.8  | V    |

**NOTE:**

- V<sub>IL</sub> = -3.0V for pulse width less than 20ns.

2672 tbl 03

**PIN NAMES**

|        |              |
|--------|--------------|
| A0-A15 | Address      |
| D0-D8  | Data Input   |
| Y0-Y8  | Data Output  |
| CS     | Chip Select  |
| WE     | Write Enable |
| Vcc    | Power        |
| GND    | Ground       |
| NC     | No Connect   |

2672 tbl 08

**TRUTH TABLE**

| Mode    | CS | WE | Output  | Power   |
|---------|----|----|---------|---------|
| Standby | H  | X  | High Z  | Standby |
| Read    | L  | H  | DATAOUT | Active  |
| Write   | L  | L  | High Z  | Active  |

2672 tbl 09

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

| Symbol            | Rating                               | Commercial   | Military     | Unit |
|-------------------|--------------------------------------|--------------|--------------|------|
| V <sub>TERM</sub> | Terminal Voltage with Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V    |
| T <sub>A</sub>    | Operating Temperature                | 0 to +70     | -55 to +125  | °C   |
| T <sub>BIAS</sub> | Temperature Under Bias               | -55 to +125  | -65 to +135  | °C   |
| T <sub>STG</sub>  | Storage Temperature                  | -55 to +125  | -65 to +155  | °C   |
| I <sub>OUT</sub>  | DC Output Current                    | 50           | 50           | mA   |

**NOTE:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2672 tbl 01

**CAPACITANCE<sup>(1)</sup> (T<sub>A</sub> = +25°C, f = 1.0MHz)**

| Symbol             | Parameter                   | Conditions            | 7M812 <sup>(2)</sup> | 7M912 <sup>(2)</sup> | Unit |
|--------------------|-----------------------------|-----------------------|----------------------|----------------------|------|
| C <sub>IN(D)</sub> | Input Capacitance (Data)    | V <sub>IN</sub> = 0V  | 12                   | 12                   | pF   |
| C <sub>IN(A)</sub> | Input Capacitance (Address) | V <sub>IN</sub> = 0V  | 72                   | 80                   | pF   |
| C <sub>IN(C)</sub> | Input Capacitance (CS, WE)  | V <sub>IN</sub> = 0V  | 72                   | 80                   | pF   |
| C <sub>OUT</sub>   | Output Capacitance          | V <sub>OUT</sub> = 0V | 12                   | 12                   | pF   |

**NOTES:**

- This parameter is guaranteed by design but not tested.
- Maximum rated values

2672 tbl 07

**DC ELECTRICAL CHARACTERISTICS**

(VCC = 5.0V ±10%, TA = -55°C to +125°C and 0°C to +70°C)

| Symbol          | Parameter                         | Test Conditions  | Min. | Max. | Unit |
|-----------------|-----------------------------------|--|------|------|------|
| I <sub>LI</sub> | Input Leakage (Address & Control) | VCC = Max.; V <sub>IN</sub> = GND to VCC                         | —    | 40   | μA   |
| I <sub>LI</sub> | Input Leakage (Data)              | VCC = Max.; V <sub>IN</sub> = GND to VCC                         | —    | 5    | μA   |
| I <sub>LO</sub> | Output Leakage                    | VCC = Max.; CS = V <sub>IH</sub> , V <sub>OUT</sub> = GND to VCC | —    | 5    | μA   |
| V <sub>OL</sub> | Output Low Voltage                | VCC = Min.; I <sub>OL</sub> = 8mA                                | —    | 0.4  | V    |
| V <sub>OH</sub> | Output High Voltage               | VCC = Min.; I <sub>OH</sub> = -4mA                               | 2.4  | —    | V    |

2672 tbl 09

| Symbol           | Parameter                   | Test Conditions  | IDT7M812 |                     |                     |                     | IDT7M912 |                     |                     |                     | Unit |
|------------------|-----------------------------|--|----------|---------------------|---------------------|---------------------|----------|---------------------|---------------------|---------------------|------|
|                  |                             |  | Min.     | Typ. <sup>(1)</sup> | Max. <sup>(3)</sup> | Max. <sup>(2)</sup> | Min.     | Typ. <sup>(1)</sup> | Max. <sup>(3)</sup> | Max. <sup>(2)</sup> |      |
| I <sub>CC1</sub> | Operating Current           | f = 0; CS = V <sub>IL</sub><br>VCC = Max.; Output Open                   | —        | 520                 | 1080                | 1120                | —        | 580                 | 1215                | 1260                | mA   |
| I <sub>CC2</sub> | Dynamic Operating Current   | VCC = Max.; CS = V <sub>IL</sub> ; f = f <sub>MAX</sub><br>Output Open   | —        | 520                 | 1440                | 1400                | —        | 580                 | 1620                | 1575                | mA   |
| I <sub>SB</sub>  | Standby Supply Current      | CS ≥ V <sub>IH</sub> , VCC = Max.<br>f = f <sub>MAX</sub> , Outputs Open | —        | 280                 | 520                 | 520                 | —        | 310                 | 585                 | 585                 | mA   |
| I <sub>SB1</sub> | Full Standby Supply Current | CS ≥ VCC - 0.2V;<br>V <sub>IN</sub> > VCC - 0.2V or < 0.2V               | —        | 0.1                 | 200                 | 200                 | —        | 0.4                 | 225                 | 225                 | mA   |

2672 tbl 04

**NOTES:**

- VCC = 5.0V, TA = +25°C.
- I<sub>AA</sub> = 20, 25, 30, 35, 45, 55, 65ns.
- I<sub>AA</sub> = 15ns.

**AC TEST CONDITIONS**

|                               |                        |
|-------------------------------|------------------------|
| Input Pulse Levels            | GND to 3.0V            |
| Input Rise/Fall Times         | 10ns                   |
| Input Timing Reference Levels | 1.5V                   |
| Output Reference Levels       | 1.5V                   |
| Output Load                   | See Figures 1, 2 and 3 |

2672 tbl 10





Figure 1. Output Load



2672 drw 08

Figure 2. Output Load  
(for t<sub>OHZ</sub>, t<sub>OLZ</sub>, t<sub>WHZ</sub>, and t<sub>OW</sub>)

\* Including scope and jig.

**AC ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub> = 5V ±10%, T<sub>A</sub> = -55°C to +125°C and 0° to +70°C)

| Symbol                          | Parameter                         | 7M812S15<br>7M912S15<br>(Com'l. Only) |      | 7M812S20<br>7M912S20<br>(Com'l. Only) |      | 7M812S25<br>7M912S25 |      | 7M812S30<br>7M912S30 |      | Unit |
|---------------------------------|-----------------------------------|---------------------------------------|------|---------------------------------------|------|----------------------|------|----------------------|------|------|
|                                 |                                   | Min.                                  | Max. | Min.                                  | Max. | Min.                 | Max. | Min.                 | Max. |      |
| <b>Read Cycle</b>               |                                   |                                       |      |                                       |      |                      |      |                      |      |      |
| t <sub>RC</sub>                 | Read Cycle Time                   | 15                                    | —    | 20                                    | —    | 25                   | —    | 30                   | —    | ns   |
| t <sub>AA</sub>                 | Address Access Time               | —                                     | 15   | —                                     | 20   | —                    | 25   | —                    | 30   | ns   |
| t <sub>ACS</sub>                | Chip Select Access Time           | —                                     | 15   | —                                     | 20   | —                    | 25   | —                    | 30   | ns   |
| t <sub>OH</sub>                 | Output Hold from Address Change   | 5                                     | —    | 5                                     | —    | 5                    | —    | 5                    | —    | ns   |
| t <sub>OLZ</sub> <sup>(1)</sup> | Chip Select to Output in Low Z    | 5                                     | —    | 5                                     | —    | 5                    | —    | 5                    | —    | ns   |
| t <sub>OHZ</sub> <sup>(1)</sup> | Chip Deselect to Output in High Z | —                                     | 6    | —                                     | 6    | —                    | 20   | —                    | 25   | ns   |
| t <sub>PU</sub> <sup>(1)</sup>  | Chip Select to Power-Up Time      | 0                                     | —    | 0                                     | —    | 0                    | —    | 0                    | —    | ns   |
| t <sub>PD</sub> <sup>(1)</sup>  | Chip Deselect to Power-Down Time  | —                                     | 15   | —                                     | 20   | —                    | 25   | —                    | 30   | ns   |
| <b>Write Cycle</b>              |                                   |                                       |      |                                       |      |                      |      |                      |      |      |
| t <sub>WC</sub>                 | Write Cycle Time                  | 12                                    | —    | 15                                    | —    | 25                   | —    | 30                   | —    | ns   |
| t <sub>CW</sub>                 | Chip Select to End of Write       | 12                                    | —    | 15                                    | —    | 23                   | —    | 28                   | —    | ns   |
| t <sub>AW</sub>                 | Address Valid to End of Write     | 12                                    | —    | 15                                    | —    | 23                   | —    | 28                   | —    | ns   |
| t <sub>AS</sub>                 | Address Set-up Time               | 0                                     | —    | 0                                     | —    | 3                    | —    | 3                    | —    | ns   |
| t <sub>WP</sub>                 | Write Pulse Width                 | 12                                    | —    | 15                                    | —    | 20                   | —    | 25                   | —    | ns   |
| t <sub>WR</sub>                 | Write Recovery Time               | 0                                     | —    | 0                                     | —    | 0                    | —    | 0                    | —    | ns   |
| t <sub>DW</sub>                 | Data to Write Time Overlap        | 8                                     | —    | 10                                    | —    | 15                   | —    | 20                   | —    | ns   |
| t <sub>DH</sub>                 | Data Hold from Write Time         | 0                                     | —    | 0                                     | —    | 5                    | —    | 5                    | —    | ns   |
| t <sub>WHZ</sub> <sup>(1)</sup> | Write Enable to Output in High Z  | —                                     | 6    | —                                     | 8    | 0                    | 20   | 0                    | 25   | ns   |
| t <sub>OW</sub> <sup>(1)</sup>  | Output Active from End of Write   | 0                                     | —    | 0                                     | —    | 0                    | —    | 0                    | —    | ns   |

**NOTE:**

1. This parameter is guaranteed by design, but not tested.

**AC ELECTRICAL CHARACTERISTICS (Cont'd.)**

(V<sub>CC</sub> = 5V ±10%, T<sub>A</sub> = -55°C to +125°C and 0° to +70°C)


| Symbol                          | Parameter                         | 7M812S35<br>7M912S35 |      | 7M812S45<br>7M912S45 |      | 7M812S55<br>7M912S55 |      | 7M812S65<br>7M912S65 |      | Unit |
|---------------------------------|-----------------------------------|----------------------|------|----------------------|------|----------------------|------|----------------------|------|------|
|                                 |                                   | Min.                 | Max. | Min.                 | Max. | Min.                 | Max. | Min.                 | Max. |      |
| <b>Read Cycle</b>               |                                   |                      |      |                      |      |                      |      |                      |      |      |
| t <sub>RC</sub>                 | Read Cycle Time                   | 35                   | —    | 45                   | —    | 55                   | —    | 65                   | —    | ns   |
| t <sub>AA</sub>                 | Address Access Time               | —                    | 35   | —                    | 45   | —                    | 55   | —                    | 65   | ns   |
| t <sub>ACS</sub>                | Chip Select Access Time           | —                    | 35   | —                    | 45   | —                    | 55   | —                    | 65   | ns   |
| t <sub>OH</sub>                 | Output Hold from Address Change   | 5                    | —    | 5                    | —    | 5                    | —    | 5                    | —    | ns   |
| t <sub>OLZ</sub> <sup>(1)</sup> | Chip Select to Output in Low Z    | 5                    | —    | 5                    | —    | 5                    | —    | 5                    | —    | ns   |
| t <sub>OHZ</sub> <sup>(1)</sup> | Chip Deselect to Output in High Z | —                    | 25   | —                    | 30   | —                    | 30   | —                    | 30   | ns   |
| t <sub>PU</sub> <sup>(1)</sup>  | Chip Select to Power-Up Time      | 0                    | —    | 0                    | —    | 0                    | —    | 0                    | —    | ns   |
| t <sub>PD</sub> <sup>(1)</sup>  | Chip Deselect to Power-Down Time  | —                    | 35   | —                    | 35   | —                    | 35   | —                    | 35   | ns   |
| <b>Write Cycle</b>              |                                   |                      |      |                      |      |                      |      |                      |      |      |
| t <sub>WC</sub>                 | Write Cycle Time                  | 35                   | —    | 45                   | —    | 55                   | —    | 65                   | —    | ns   |
| t <sub>CW</sub>                 | Chip Select to End of Write       | 35                   | —    | 40                   | —    | 50                   | —    | 55                   | —    | ns   |
| t <sub>AW</sub>                 | Address Valid to End of Write     | 35                   | —    | 40                   | —    | 50                   | —    | 55                   | —    | ns   |
| t <sub>AS</sub>                 | Address Set-up Time               | 5                    | —    | 5                    | —    | 5                    | —    | 5                    | —    | ns   |
| t <sub>WP</sub>                 | Write Pulse Width                 | 30                   | —    | 30                   | —    | 35                   | —    | 40                   | —    | ns   |
| t <sub>WR</sub>                 | Write Recovery Time               | 0                    | —    | 0                    | —    | 0                    | —    | 0                    | —    | ns   |
| t <sub>DW</sub>                 | Data to Write Time Overlap        | 20                   | —    | 25                   | —    | 25                   | —    | 30                   | —    | ns   |
| t <sub>DH</sub>                 | Data Hold from Write Time         | 5                    | —    | 5                    | —    | 5                    | —    | 5                    | —    | ns   |
| t <sub>WHZ</sub> <sup>(1)</sup> | Write Enable to Output in High Z  | 0                    | 25   | 0                    | 30   | 0                    | 30   | 0                    | 35   | ns   |
| t <sub>OW</sub> <sup>(1)</sup>  | Output Active from End of Write   | 0                    | —    | 0                    | —    | 0                    | —    | 0                    | —    | ns   |

**NOTE:**


1. This parameter is guaranteed by design, but not tested.

2672 BI 05

### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1,2)</sup>




### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,3)</sup>



#### NOTES:


1.  $\overline{WE}$  is high for READ cycle.
2.  $\overline{CS}$  is low for READ cycle.
3. Address valid prior to or coincident with  $\overline{CS}$  transition low.
4. Transition is measured  $\pm 200mV$  from steady state voltage with specified loading in Figure 2. This parameter is guaranteed by design, but not tested.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED TIMING)<sup>(1,2,3,7)</sup>**



2672 drw 05

**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED TIMING)<sup>(1,2,3,5)</sup>**




2672 drw 06

**NOTES:**

1.  $\overline{WE}$  or  $\overline{CS}$  must be high during all address transactions.
2. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
3.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
4. During this period, I/O pins are in the output state and input signals must not be applied.
5. If the  $\overline{CS}$  low transition occurs simultaneously with or after the  $\overline{WE}$  low transition, the outputs remain in a high impedance state.
6. Transition is measured  $\pm 500mV$  from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.

**ORDERING INFORMATION**



2672 drw 07